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ABSTRACT  
   
The modern era of consumer electronics is dominated by compact, portable, 
affordable smartphone and wearable computing devices. Power management integrated 
circuits (PMICs) play a crucial role in on-chip power management, extending battery life 
and efficiency of integrated analog, radio-frequency (RF), and mixed-signal cores. Low-
dropout (LDO) regulators are commonly used to provide clean supply for low voltage 
integrated circuits, where point-of-load regulation is important. In System-On-Chip (SoC) 
applications, digital circuits can change their mode of operation regularly at a very high 
speed, imposing various load transient conditions for the regulator. These quick changes 
of load create a glitch in LDO output voltage, which hamper performance of the digital 
circuits unfavorably. For an LDO designer, minimizing output voltage variation and 
speeding up voltage glitch settling is an important task.  
The presented research introduces two fully integrated LDO voltage regulators for 
SoC applications. N-type Metal-Oxide-Semiconductor (NMOS) power transistor based 
operation achieves high bandwidth owing to the source follower configuration of the 
regulation loop. A low input impedance and high output impedance error amplifier ensures 
wide regulation loop bandwidth and high gain. Current-reused dynamic biasing technique 
has been employed to increase slew-rate at the gate of power transistor during full-load 
variations, by a factor of two. Three design variations for a 1-1.8 V, 50 mA NMOS LDO 
voltage regulator have been implemented in a 0.18 µm Mixed-mode/RF process. The 
whole LDO core consumes 130 µA of nominal quiescent ground current at 50 mA load 
and occupies 0.21 mm2. LDO has a dropout voltage of 200 mV and is able to recover in 30 
ns from a 65 mV of undershoot for 0-50 pF of on-chip load capacitance. 
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CHAPTER 1 
INTRODUCTION 
 
Integrated power management solutions gain popularity as industry moves towards 
higher level of integration with System-on-chip (SoC) and System-in-package (SiP). 
Battery life is one of the most crucial parameters in handheld and wearable computing 
devices. Integrated analog, RF, and digital cores need low noise and clean supply voltages. 
Usually SoCs have multiple dedicated supply blocks which bring the battery voltage down 
to different voltage levels to provide to various computation blocks. A power management 
integrated circuit (PMIC) is usually this SoC sub-block, consisting of many DC-DC 
switching converters, low-dropout (LDO) voltage regulators, charge pumps and control 
logic circuits. The control logic changes functionalities of each sub-block; optimizing 
power consumption and throughput of the device. Figure 1.1 shows a typical power 
management IC used in SoC applications. 
LDO 
DIGITAL 
LOADS
LDO 
ANALOG 
LOADS
LDO 
RF
 LOADS
SWITCHING REGULATOR
CONTROL 
LOGIC 
&
CHARGE
PUMPS
VBAT
OUTPUT 1 OUTPUT 2 OUTPUT 3  
Figure 1.1: Typical Power Management IC on SoC 
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Supply voltage for a single cell Li-ion battery can vary from 4.2 V at full charge to 
2.7 V at discharge. A DC-DC switching converter is widely used in PMIC solutions to 
bring the supply of a Li-ion battery down to suitable levels due to its high efficiency [1]. 
But the output voltage of a DC-DC switching converter has ripples, which will inject noise 
into noise-sensitive RF and analog cores. A DC-DC converter is usually followed by an 
LDO. With a high gain and fast regulation loop, LDO voltage regulators are capable of 
providing clean supply voltages for a wide range of loads. Careful design methodology is 
implemented in designing LDOs that supply these noise sensitive cores, where transient 
speed may not be of utmost importance but output-referred noise [2] and PSR [3] are 
extremely important design specifications.  
While supplying current to a rapidly changing functionality environment such as a 
digital circuit, load regulation and transient speed specification are very important. 
Dynamic voltage and frequency scaling (DVFS) is a technique employed in digital circuits 
to adjust operating frequency and voltage of a microprocessor core, either to conserve 
power or increase computational performance. When a digital core changes its mode of 
operation, a severe supply droop is observed at the output of the LDO. If the LDO 
regulation loop does not react to cancel this variation quickly, functionality of the digital 
core will be affected unfavorably. Hence for the LDO designer, improving transient 
performance and minimizing voltage droop is an important design specification.  
 
1.1      Basic LDO Regulator Architectures 
Low-dropout (LDO) voltage regulators come in two topologies: A conventional 
LDO design with an off-chip capacitor and a fully-integrated LDO design with on-chip 
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output capacitor or no output capacitor. As shown in figure 1.2, a conventional LDO relies 
on the external capacitor to stabilize the regulation loop and minimize voltage droop during 
load transients. Typically, a minimum value of off-chip capacitance (~1 µF) is required to 
stabilize the regulation loop over wide range of loads. The large output capacitor and high 
open-loop impedance of the LDO create the dominant pole, P#. A second non-dominant 
pole, P$, lies in close proximity of the output pole at the output of the error amplifier. 
Having two poles in the frequency response of a feedback system can have deteriorating 
effects on the stability of the LDO, and consequently, LDO transient response will most 
likely have severe ringing. In addition to a range of output capacitor value, an equivalent 
series resistance (ESR) is specified to generate an LHP zero, Z#, to mitigate effects phase 
degradation due the effect of the second pole. Figure 1.2 shows a conventional LDO and 
its AC open loop response.  
VIN
VREF 
VIN
PMOS
VOUT
R2
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P2	
Z1	
P3	
RLOAD
 
Figure 1.2: Conventional LDO Regulator with Off-chip Capacitor 
The absence of off-chip capacitor is attractive due to fact that it reduces precious 
board space and cost, optimizes pin real-estate, and speeds up manufacturing process. 
Moreover, using the same LDO core in a distributed fashion on a single SoC greatly 
minimizes cross-talk, improves voltage regulation and mitigates the effect of voltage spikes 
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due to bondwire inductance. The capless LDO still sees an internal output capacitor, C'(), 
consisting of parasitic and on-chip load capacitance at the output of the LDO. The 
uncompensated capless LDO has two poles. First dominant pole P# generally lies at the 
output of the error amplifier output. The second pole P$ lies at the output of the LDO 
regulator. As the load changes, output impedance of the LDO system changes. This load 
dependent movement of pole P$ is of utmost concern in capless LDO stability analysis. 
Figure 1.3 shows a typical capless LDO system and its AC response.  
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Figure 1.3: Capless LDO Regulator with On-chip Capacitor 
As we move towards higher level of integration, off-chip capacitors are less desired. 
The proposed research removes the off-chip capacitor altogether from the LDO system, 
enabling full on-chip integration of the LDO. 
 
1.2.      PMOS vs NMOS Power Transistor in Capless LDO 
Capless LDO voltage regulators implement regulation transistor in two different 
ways: An NMOS implemented as a power transistor or a PMOS implemented as a power 
transistor. NMOS power transistor LDO implements regulation transistor in a source 
follower configuration. On the other hand, PMOS power transistor LDO uses a common 
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source topology to provide small drain to source voltage across the regulation MOS. The 
two configurations are shown in figure 1.4. Here, direct feedback from the output to input 
is enabled to take advantage of full closed-loop bandwidth and also, to get rid of the extra 
bias current burnt into the feedback branch. This reduces quiescent power consumption 
and also reduces thermal noise directly feeding to the output due to the resistive feedback 
ladder.  
VIN
VREF 
VIN
PMOS
CLOAD RLOAD
VOUT
VIN
	
VREF 
VCP
CLOAD RLOAD
NMOS
VOUT
 
Figure 1.4: Capless PMOS vs NMOS LDO Regulator 
The power transistor orientation plays a major role in stability and steady state 
operation of the regulator. LDO regulators with NMOS power transistors are not suitable 
for low voltage applications due to large voltage headroom. However, a charge pump can 
be used to boost the gate voltage of NMOS power transistor above supply [4] to reduce 
voltage headroom. Moreover, NMOS power transistors inherently provide higher current 
drive than their PMOS counterparts, hence occupying substantially smaller area. LDOs 
implementing PMOS power transistor to maintain a small drain to source voltage between 
output and the input are used extensively in low voltage applications due to low voltage 
headroom, high efficiency, and better supply noise rejection. Typical AC loop response of 
capless LDOs of both types is shown in figure 1.5. Capless LDO regulators employing 
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NMOS power transistor are inherently stable due to the low output impedance of source 
follower configuration. Dominant pole P# is set by the error amplifier output at the gate of 
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Figure 1.5: NMOS and PMOS LDO Loop Response 
the power transistor. The second pole usually lies outside the frequency of interest, which 
makes the loop stable across a wide range of load. For the case of PMOS power transistor 
LDO, dominant pole generally lies at the output of the error amplifier. However, the second 
pole lies inside the band of interest in the loop response due to the high output impedance 
of the PMOS device. Complex compensation scheme need to be employed to 
simultaneously achieve fast transient response and good load regulation [5].  
As discussed earlier, NMOS LDO regulators provide low output impedance and 
consequently, fast transient response, which make them attractive for providing supply to 
fast-switching loads such as DVFS cores. They show promising results in terms of their 
AC and transient response, at the cost of voltage headroom. The proposed research work 
will exploit low output impedance of NMOS power transistor to achieve wide bandwidth 
across load range and aim to minimize output voltage settling time during large load 
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variations. A charge pump will be introduced in the system to minimize voltage headroom 
limitations and achieve a robust LDO core. 
 
1.3.      Previous Academic Work Analysis  
Numerous capless topologies have been proposed with internal compensation 
schemes and/or multiple feedback loops to improve stability and transient response of the 
capless LDO. The common concept implemented is to push one of the poles out of the 
frequency band of interest by adding a cancellation zero. These methods concentrate on 
series RC network pole/zero tracking by adding a variable resistance in the loop, which 
varies with the load current [6]. A PMOS implemented as a variable resistance R+ copies 
load current and acts as a linear resistance varying with the load. Series capacitance C+ sets 
the zero location in series with R+. Figure 1.6 shows a simple pole/zero tracking LDO.  
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Figure 1.6: Pole/Zero Tracking PMOS Power Transistor LDO 
Care must be taken while designing the varying RC network as it may not provide 
a stable response over the full load range. Also, the capacitance will take up unnecessary 
layout area, increasing the LDO core dimensions. On the other hand, a simple miller 
 8 
capacitance can be added across PMOS power transistor, which will split the poles in the 
loop and provide stable response for a large reduction in the regulation bandwidth [7].  
Another approach of stabilizing PMOS power transistor LDO was a novel dual 
summed miller frequency compensation (DSMFC) scheme in a flipped voltage follower 
(FVF) proposed in [8]. Figure 1.7 shows a single transistor control (STC) enabling a fast 
regulation by directly controlling power transistor M- in a buffer-impedance-attenuation 
configuration. Relaxed specifications for the error amplifier is the main attraction of this 
design as from a DC point of view, the error amplifier just sets the output DC. While the 
second fast FVF loop reacts to fast transient variation. Dual-miller capacitances C.# and C.$ along with R/ and variable resistance transistor M+0, help to stabilize the loop over 
wide range of load and output capacitance. However, the circuit suffers from large transient 
undershoot and overshoot, making it unattractive for DVFS applications.  
VIN
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Figure 1.7: STC LDO Regulator with DSMFC 
A high slew-rate at the gate of power transistor can improve transient performance 
of the regulator substantially during large load transients. In [9], a high slew-rate push-pull 
output stage error amplifier was introduced to improve transient performance of the LDO. 
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Cross-coupled common-gate input stage generates small signal AC error signals which get 
added up in the output stage. Quiescent current of this error amplifier is less than 2µA, 
which makes it attractive for low power operations. However, a push-pull output stage 
reduces the bandwidth of the regulation loop, degrading output voltage settling time. 
 
Figure 1.8: NMOS LDO Regulator with Replica Biasing 
On the other hand, NMOS power transistors inherently provide fast transient 
response due to the source follower configuration. Low output impedance of the regulation 
loop stabilizes the AC response over wide range of load. Replica biased NMOS LDO can 
provide better regulation by taking the large power transistor out of regulation loop. As 
shown in Figure 1.8, an NMOS LDO regulator with replica biasing and accurate control 
[10] was shown to deliver 300mA of peak current while maintaining 10% of voltage 
variation. However, this LDO’s 300mV of dropout voltage and 750µA of quiescent current 
makes it undesirable for low-voltage SoC applications. 
 
1.4       Research Objective and Outline 
With the analysis of previously published designs, we arrive at clear design goals 
for the LDO regulator for this research. In this research, a fast capless NMOS power 
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transistor LDO will be designed by taking full advantage of low output impedance of 
source follower configuration of NMOS power transistor LDO. In addition, LDO will be 
designed to sustain 0-50pF of on-chip load capacitance. To mitigate limitations of voltage 
headroom of NMOS power transistor LDOs, a charge pump will be used to boost gate 
voltage of NMOS power transistor above supply voltage. This research thesis is organized 
into 5 chapters.  
Chapter 1 introduced different LDO topologies and loop stability with respect to 
two different power transistor orientations. Fast transient response LDOs are required to 
supply the on-chip loads that exploit DVFS operation to improve system performance and 
battery life. It also detailed out an overview of different LDO designs and research 
objective. 
Chapter 2 establishes different LDO characterization parameters and discusses 
targeted LDO specifications. 
Chapter 3 gives a detailed description of circuit level LDO system design. It 
describes the basic NMOS LDO regulator design introduced in this research and introduces 
two more design variation to enhance transient performance of the NMOS LDO regulator.  
Chapter 4 captures detailed results for all LDO characteristics. All three designs 
have been measured and compared to one another in terms of different specifications. It 
also highlights the board design and measurement setup details. 
Chapter 5 concludes this thesis with future work and improvements discussion. 
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CHAPTER 2 
CAPLESS NMOS LDO REGULATOR 
 
2.1       Fast NMOS LDO Characterization 
As a critical supply block for most of the integrated circuits, there are many 
specifications that characterize the performance of an LDO regulator for proper operation 
of load circuitry. LDO’s DC specifications include dropout voltage (V34'-'()), maximum 
load current (I7'83), quiescent current (I9), load regulation, line regulation, and power 
conversion efficiency (PCE). LDO’s AC specifications include power supply rejection 
(PSR) and output noise. Output voltage overshoot	(V34''-), undershoot (V;<'')), 
response time (T4), and settling time (T;>))7>) are critical LDO transient specifications.  
 
2.1.1.   LDO DC Specifications 
The load regulation is a DC measure of how well the LDO can regulate the output 
voltage at the specified regulation level with different load current requirements. It is 
directly related to the closed-loop output impedance of the LDO system. Figure 2.1 
illustrates load regulation definition.  
LDO
Regulator
VIN
RLOAD ILOAD
ΔILOAD
ΔVOUT
VOUT
VOUT
ILOAD
t
t  
Figure 2.1: Load Regulation Definition 
 12 
For an NMOS power transistor LDO, the load regulation is then defined as, 
 
Load	Regulation = 	∆V'()∆I'() = 1 g.M1 + Aβ																																													(1) 
 
Load regulation improves with increase in the loop gain Aβ increases and the power 
transistor transconductance g.M. 
LDO
Regulator
VIN
RLOAD ILOAD
ΔVOUTVOUT
VOUT
t
ΔVIN
VIN
t
Figure 2.2: Line Regulation Definition 
Line regulation is a measure of amount of change in the output voltage with respect 
to the change in input voltage. Figure 2.2 shows a measurement setup for line regulation. 
It is a DC quantity, which directly depends of the loop gain of the LDO regulator. The 
output voltage is measured for two different input voltages. Line regulation depends on 
self-gain of NMOS power transistor g.Mr'M and loop gain Aβ. Hence, line regulation is 
defined as, 
 
Line	Regulation = ∆V'()∆VRM = 1 g.Mr'M1 + Aβ + 1β ∆V4>+∆VRM 																											 2 	 
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To improve LDO regulator line regulation, loop gain must be increased and 
optimized. It is worthwhile to note that if β is increased, line regulation depends more on 
error amplifier gain and the power transistor design. For the proposed research work, it is 
assumed that the reference voltage V4>+ is readily available and does not vary with input 
voltage. 
Dropout voltage is one of the most important parameters of an LDO regulator. It is 
the difference between minimum supply voltage and regulated output voltage. For a given 
LDO regulator specifications, dropout voltage and maximum load current decide the power 
transistor sizing. For this research, NMOS power transistor is designed to work in 
saturation while supplying maximum current at the dropout condition, by boosting the gate 
voltage above the supply. Dropout voltage, V34'-'(), has been set as 200mV for a 
maximum load current of 50mA.  
 V34'-'() = I7'83 ∙ r'M																																																									(3) 
 
2.1.2.   LDO Transient Specifications 
Transient specifications correlate with large signal behavior of the LDO regulator. 
In a way, non-linearity of the regulation loop will pose an upper-limit on how fast the LDO 
output voltage settles, due to the limited slew-rate at the gate of NMOS power transistor. 
The most significant effects become apparent when we pay attention to charging and 
discharging of the output parasitic capacitance (C7'83 for capless LDOs), and power 
transistor gate capacitance (CV). The largest variation in output voltage occurs when load 
changes from small to large loads in a very short time. A digital load in a DVFS system 
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may include thousands of gates which react to a gate switching signal, turning on in a very 
short time (<25ns). Consequently, in absence of large external capacitor, the output voltage 
will observe a large undershoot or overshoot, which the LDO regulator needs to react to 
quickly and decrease to the steady state output voltage level. 
VOUT
ILOAD
Δt1
Δt2
Δt3
Δt4∆VOUT
time (sec)
∆VOUT
∆ILOADUndershoot
Overshoot
 
Figure 2.3: Typical LDO Regulator Load Transient Response 
A typical LDO regulator transient response to load changes is shown in Figure 2.3. 
For an increase of load by ∆I7'83, the LDO output observes an undershoot, ∆V'(), for a 
response time duration of ∆t#. The loop reacts to this load change and the output voltage 
settles in a time duration defined by reaction time ∆t$. Minimizing ∆t# + ∆t$ is a critical 
need for digital load applications. The LDO response time ∆t# depends on undershoot 
(∆V'()), output capacitance (C7'83) and load current change (∆I7'83), and can be 
expressed as, 
 
∆t# = ∆V'() ∙ C7'83I7'83 																																																											(4) 
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The reaction time (also known as settling time), ∆t$, is determined by the open-
loop bandwidth (ωYZ) of the regulation loop and the slew-rate (T;4[\]^) at the gate of 
power transistor, and can be written as, 
 
∆t$ = 2πωYZ + T;4[\]^																																																									(5) 
 
In a typical transient response of the LDO, the response time ∆t# is much smaller 
than reaction time ∆t$ i.e. ∆t$<<∆t$. Hence, total settling time (T;>))7>) of the LDO is 
expressed as, 
 
T;>))7> = ∆t# + ∆t$ ≈ 2πωYZ + T;4[\]^ = 2πωYZ + CV8)> ∙ ∆VV8)>I;4 																		(6) 
 
Where, ∆VV8)>, CV8)> and I;4 represent the voltage change, gate capacitance and slewing 
current at the gate of the power transistor, and ∆VV8)> is proportional to ∆V'(). The total 
settling time T;>))7> depends on reciprocal of loop bandwidth and slew-rate current at the 
gate of large power transistor. Therefore, minimizing LDO loop settling time, by 
maximizing loop bandwidth and slew-rate current at the gate of power transistor while 
keeping the quiescent current low, is an important design requirement [11].  
Power supply rejection (PSR) is a measure of small-signal gain from the input of 
the LDO to the output of the LDO. It specifies how well the LDO regulator rejects the 
ripple at the output voltage with respect to the supply ripple, over a wide range of 
frequencies. In its simplest form, PSR can be viewed as the effect of a voltage divider in 
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an impedance ladder between the supply and the output, and the output and the ground 
[12]. Using this method, the model in figure 2.4 consists of impedance comprising of 
channel resistance of power transistor (r'M or rcd) and a parallel combination of open-loop 
output impedance (z') and the shunting effect of the feedback loop (z'f7''-). 
zO zO-LOOP
VOUT
VIN
rO
Effective when loop 
gain is high (low to 
moderate frequencies)
Effective when loop 
gain is low (moderate 
to high frequencies)  
 
 
Figure 2.4: PSR Impedance Model and Response Across Frequency 
 
2.1.3.   LDO Power Conversion Efficiency 
The LDO regulator efficiency is a parameter of great interest as it estimates the 
quality of the LDO regulator in terms of its efficiency. Higher power conversion efficiency 
will ensure robust operation of LDO core over entire load range and improve battery life 
of the device. It is dependent on the dropout voltage, maximum load current and the 
PSR = 	∂V'()∂VRM = (z'||z'f7''-)r' + (z'||z'f7''-)	
	 z' = (z0jk\l ||R7'83)	
	 z'f7''- = z'||r'Aβ 	
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quiescent current of the LDO. Table 2.1 summarizes the targeted specifications for the 
LDO design for proposed research where power conversion efficiency (PCE) of an LDO 
regulator is given by, 
 
PCE = V'() ∙ I7'83VRM ∙ I9 + I7'83 																																																							(7) 
 
Table 2.1: Capless LDO Target Specifications 
Parameter Unit Typical Remarks 
Technology µm 0.18 UMC 
Input Voltage V 1-1.8 Supply Range 
Output Voltage V 0.8-1.6 200 mV Dropout 
Load Current mA 0-50 Full Range 
Quiescent Current µA <100 Across Load 
TX Undershoot mV 100 10-50 mA / 25 ns 
TX Overshoot mV 100 50-10 mA / 25 ns 
Line Regulation mV/V 5 Across 1-1.8 V 
Load Regulation µV/mA 100 Across 0-50 mA 
PSR dB 30 @1 MHz 
Settling Time ns 100 <200 ns 
PCE % 90 ≥90 
 
 
 18 
2.2.      Fast NMOS LDO Design Direction 
Figure 2.5 shows the conceptual diagram of an NMOS LDO regulator. The gate 
floating voltage source V0)47 boosts the gate voltage of NMOS power transistor at least 
one VV; above the regulated output voltage to ensure proper operation of the NMOS power 
transistor during full load. Some overhead must be added in floating voltage source design 
to ensure that the transistor stays in saturation over temperature and different corners. 
Dynamic biasing and a similar floating voltage source concept was implemented in [13] to 
supply 100 mA of current but the circuit performance was limited by 20 pF of necessary 
load capacitance, a complex switching scheme and a large settling time. Another approach 
is to DC level shift the output of the second stage of error amplifier was shown in [14] but 
this method imposes speed constraint on the LDO loop as now the error amplifier is not 
driving the large power transistor gate capacitance directly.  
– 
+ – 
+ VREF
VOUT
RLOAD CLOAD
Error
Amplifier
VIN
NMOS+
VCTRL
 
Figure 2.5: Initial NMOS LDO Regulator Design Direction 
Direct implementation of an NMOS power transistor has its own advantages. From                                
a transient steady state angle, loop is pretty much operating in an ‘analog’ setup. In this 
configuration, as shown in figure 2.6, a second stage of error amplifier is directly driving 
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the large NMOS power transistor. A switched-capacitor charge pump will boost the supply 
level of error amplifier to provide for necessary voltage headroom required for NMOS 
power transistor to operate in saturation with a small drain to source voltage. High output 
impedance of error amplifier and large gate capacitance of power transistor set the 
dominant pole for the regulation loop. Second pole, which lies at LDO output, will be 
pushed to high frequency due to low output impedance of regulation transistor.  
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Figure 2.6: Improved NMOS LDO Regulator Design Direction 
Most LDOs implement power transistors to operate in linear region for full load 
operation at the dropout condition. Gate source voltage of power transistor drops during 
quiet mode of operation, in process, pushing the transistor into sub-threshold region. 
Inherent transconductance drops and drain to source resistance increases substantially. 
Coupled with the output capacitance, second pole starts moving near unity gain frequency 
of the LDO loop, which is considered the worst case loading condition for a capless LDO. 
However, due to large size of NMOS power transistor, output impedance is low enough to 
keep second pole out of the band of interest but it will certainly reduce the loop phase 
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margin. Ringing will be observed during transient variations in the output voltage and it 
will take longer to settle due to poor phase margin. This will have a negative impact on the 
load circuitry operation. A work around to this problem was first addressed in [15]. A low 
input resistance error amplifier was implemented using a common-gate input stage. Low 
input resistance, coupled with direct feedback from output to input will ensure that the 
output resistance stays low enough that the second pole stays out of loop response even for 
the worst case scenario. The input stage will generate an error current signal by reacting to 
the differential input voltage, and feed it to the second stage of the error amplifier. Thereby, 
first stage can operate independently on normal supply voltage level. Second stage of error 
amplifier is a current summing amplifier, supply for which comes from the charge pump. 
Figure 2.7 introduces conceptual diagram of the NMOS power transistor LDO designed in 
this research work. 
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Figure 2.7: Proposed NMOS LDO Regulator Conceptual Design 
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  CHAPTER 3 
WIDE COMMON-MODE RANGE NMOS LDO CIRCUIT DESIGN 
 
The wide input common-mode range NMOS LDO regulator will combine a two 
stage low input resistance error amplifier and an NMOS power transistor to achieve a fast 
transient response in terms of output voltage variation and settling time. The error amplifier 
design will be of primary concern, as a well designed amplifier, combined with the low 
output impedance of the NMOS power transistor, can provide substantially faster and better 
regulation over other capless LDO designs reported.  
 
3.1.      Low Input Impedance Transconductance Amplifier 
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Figure 3.1: Low Input Impedance Gm-Cell 
Figure 3.1 shows a low input impedance common-gate transconductance (Gm) cell. 
The transconductance cell is made up of two matched transistors M# and MY#, biased in a 
current mirror configuration. A constant bias current (IY) flows through the diode 
connected transistor. The common-gate input pair generates a small-signal AC current 
according to the difference between inverting (Vf) and  non-inverting (Vp) terminals. 
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Interestingly, the maximum output current of a common-gate configuration and therefore, 
maximum output current of the Gm-cell amplifier is not limited by the constant current 
source IY as in the case of a conventional common-source input stage with a tail current 
source. Hence, even if an ultra-low IY is used, the amplifier output current (ip) and the 
slew-rate is not limited.  
+˗
V˗ 
i+
V+
+ ˗
i˗ 
+
iOUT
 
Figure 3.2: Cross-coupled Input Gm-Cells 
If the inputs of two Gm-cells are connected in a cross-coupled fashion, as shown in 
figure 3.2, an interesting observation can be made. For a differential input variation (∆V), 
each of the transconductance cells see the full differential swing ∆V, as compared to ∆V/2 
for a conventional common-source input stage. This is a huge advantage of cross-coupled 
structure because twice the overall transconductance is achieved without consuming extra 
quiescent current. Both transconductance cells will generate a differential error AC current 
signal i+ and i-, which are then summed up in a current summation circuit. Regardless of 
whether Vp becomes larger or smaller than Vf during transient variations, the large output 
current from either one of the Gm cells will provide necessary current to charge or discharge 
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the large NMOS gate capacitor. Quiescent current of overall transconductance amplifier 
(TCA) is hence reduced substantially.     
IB IBVT
V+V-
M1 MD1 MD2 M2
MB1 MB2
i˗ i+ 
1 : KK : 1
 
Figure 3.3: Cross-coupled Input Transconductance Amplifier (TCA) 
Figure 3.3 introduces the proposed TCA stage. The TCA consists of two cross-
coupled common-gate transconductance amplifiers [16]. Transistors M# and M3# form one 
transconductance amplifier, and transistors M$ and M3$ form another amplifier. The gates 
of M# and M$ are connected to the sources of M$ and M# through the diode connected 
transistors M3# and M3$ respectively, where transistors M# and M$ are K times wider than 
transistors M3# and M3$ i.e. W L M1= W L M2=K W L MD1=K W L MD2. This 
cross-coupled structure acts as an input differential TCA. Moreover, transistors M3# and M3$ set the required gate-to-source bias voltages for M# and M$, respectively. Unit bias 
current IY (2	µA) flowing through transistors MY# and MY$, set the current through the 
diode connected transistors M3# and M3$. The source terminals of transistors M# and M3$ 
are directly connected to the output of the LDO. The single-ended input resistance (Rrs) of 
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the error amplifier can be expressed as Rrs = (1 g.#) //(1 g.3$) = (1 g.$) //(1 g.3#), where g.#, g.$, g.3# and g.3$ are transconductance of transistors M#, M$, M3# and M3$, respectively. The transconductance of the transistor M# (	g.#) is K times 
that of transistor M3$ (	g.3$), therefore Rrs is equal to K (K + 1)g., where	g. = 	g.# =	g.$. Due to the direct feedback from the LDO output to the input of the error amplifier, 
the low input resistance of the error amplifier keeps the output resistance of the LDO small 
even during quiescent mode of operation. Due to the cross-coupled structure of the input 
differential stage, each transconductance stage sees the full differential input signal. Hence, 
the equivalent transconductance (GM) of the TCA stage is given by, 
 
G. = 𝑖p − 𝑖f𝑣p − 𝑣f = 2g.																																																											(8) 
 
3.2.      High Output Impedance Transimpedance Amplifier 
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Figure 3.4: Conceptual Diagram of the Two Stage Error Amplifier 
 
Figure 3.4 shows the conceptual diagram of the two stage error amplifier. The 
output of the TCA is fed into a second transimpedance amplifier (TIA) stage. Transistors 
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MYz, MY{ and M| −M#} form the TIA stage. The bias current for M# and M$ is kept 20 
µA, and the bias current through M|, M~ and the active load devices is kept 8 µA. The 
wide-swing cascode biasing scheme provides improved matching, high output resistance 
(R'>8) and low voltage headroom. The output resistance of the TIA stage is written as,  
 
   R'>8 = f	 = (g.r.r.#}	//	g.~r.~r.Y{)																											(9) 
 
where g.~, g. are transconductance of M6, M8, and r.Y{,	r.~,	r.,	r.#} are output 
AC resistance of MY{,	M~,	M M#}, respectively. The high output resistance ensures high 
open loop DC gain for the TIA stage.  
The small-signal current generated by the TCA gets copied over at the output of 
TIA through the active current-mirror load. It can be noted from equation (8) that due to 
the cross-coupled structure of the TCA stage, twice the differential swing gets amplified 
by the TIA stage, which provides twice the overall transconductance for the error amplifier, 
enabling twice the gain-bandwidth (GBW) with respect to a conventional folded cascode 
error amplifier with common-source input stage, and consequently twice the speed. 
Coupled with high output resistance of the TIA stage, high open loop gain is achieved. 
High open loop gain and bandwidth, reduce the settling time and improve PSR. Moreover, 
extended bandwidth of the regulation loop improves PSR performance at higher 
frequencies. Figure 3.5 shows the overall amplifier design. Using expressions in (8) and 
(9), overall error amplifier open loop DC gain (ADC) is derived as, 
			A30 = VVvp 	−	vf	 = ip − ifvp − vf ∙ VVip 	−	 if				 
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																											≈ −2g. ∙ (g.r.r.#}	//	g.~r.~r.Y{)															(10) 
 
M1 MD1 M2MD2
MB1 MB2 MB3 MB4
M5 M6
M7 M8
M9 M10
VT
VN
VP
IB IB
VPUMP
VTIA
i-
i+
TCA TIA
V- V+
1K : 1 : K
 
Figure 3.5: Two Stage Error Amplifier with TCA and TIA 
Table 3.1: Error Amplifier Design Parameters 
Transistor Legend W/L Ratio Bias Current 𝐌𝟏 −𝐌𝟐 100/1 18µA 𝐌𝐁𝟏 −𝐌𝐁𝟐 10/1 2µA 𝐌𝟏𝐓 −𝐌𝟐𝐓 2/1 2µA 𝐌𝟑𝐓 −𝐌𝟒𝐓 14/1 24µA 𝐌𝟓 −𝐌𝟔 4/1 6µA 𝐌𝟕 −𝐌𝟖 −𝐌𝟗 −𝐌𝟏𝟎 5/1 6µA 
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3.3.      Power Stage and Switched Capacitor Charge Pump 
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Figure 3.6: Cross-coupled Switched Capacitor Charge Pump 
In order to achieve high transconductance, the NMOS power transistor MM is biased 
in saturation region for high load currents. The LDO is designed to deliver 50 mA of load 
current with a dropout voltage of 200 mV, therefore the gate of the NMOS power transistor 
is raised above the supply voltage of the LDO. As discussed earlier, another advantage of 
employing NMOS power transistor instead of a PMOS device is its inherent larger current 
drive. To provide the same amount of load current, NMOS power transistor will occupy 
substantially less silicon area than a PMOS device. The size of the NMOS pass device is 
set 5000 µm/0.18	µm. 
Cross-coupled switched capacitor charge pump is used to generate twice the supply 
voltage for the error amplifier [17]. As shown in figure 3.6, when clock ∅ is low, transistor 
Q2 is turned off. At the same time clock ∅ is high, turning on transistor Q1, resulting in 
capacitor CFLY1 being charged to VIN. When ∅ goes high (VIN) the top plate of CFLY1 is 
pushed up to 2VIN. At the same time switch S1 closes so this voltage appears at the output. 
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At the same time Q2 is turned on allowing CFLY2 to charge. On the next half cycle the roles 
will be reversed: ∅ will be low, ∅ will be high, S1 will open and S2 will close. Thus, the 
output is supplied with 2VIN alternately from each side of the circuit. The proposed charge 
pump circuit is designed to supply 60	µA of bias current to the TIA stage of the error 
amplifier with a raised supply level of greater than 3 V. Table 3.2 summarizes the charge 
pump design parameters.  
Table 3.2: Charge Pump Design Parameters 
Parameter Value Comment 
CFLY1,2 5 pF Flying Capacitor 
CSTORE 30 pF Storage Capacitor 
VIN 1.8 V Input Supply 
Frequency 10 MHz Clock Frequency 
Load 0-60 µA TIA Bias Current 
∆VPUMP 0-80 mV Output Ripple 
2VIN 3.1-3.5 V Pumped Voltage 
 
 
3.4.      V-to-I Bias Generator 
As shown in figure 3.5, the two stage error amplifier needs three different bias 
voltages. The TCA stage requires a small tail bias current for the diode-connected 
transistors. At the same time, the TIA stage will require three bias voltages. One for the tail 
current sources, one for the low-side cascode devices and a third bias voltage for the wide-
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swing cascode branch. In this research, a simple voltage-to-current (V-to-I) generator has 
been implemented to generate these voltages. Figure 3.7 shows the full schematic of this 
V-to-I bias generator.  
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Figure 3.7: V-to-I Bias Generator Schematic 
The differential amplifier (D-Amp) modulates the gate to source voltage of an 
NMOS transistor MM# to maintain the biasing voltage VYR8; (750 mV) across the resistor’s 
terminals. The resistor R'++ has been implemented off-chip to carefully control its value 
and reduce on-chip area. A 750 kΩ resistor has been chosen to sink 1 µA of current. The 
current flowing through the resistor R'++ and consequently through transistor MM#, and 
diode connected device M-# gets copied over to M-$ and M-z. The bias current flowing 
through the rest of the diode connected devices shown in figure 3.7, creates stable bias 
voltages V), V- and VM. The bias voltage V- needs to be in reference to the charge pump 
supply level, to ensure that the active load devices in the TIA stage stay in saturation region.   
By externally providing the biasing voltage VYR8;, its value can be easily tuned to maintain 
a unit bias current flowing through the V-to-I branches. The differential amplifier that 
drives transistor MM# can have relaxed specifications as it operates in a very low frequency 
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range. A simple five transistor differential amplifier will be able to provide sufficient gain 
and bandwidth for this purpose. The differential amplifier used in this design is shown in 
figure 3.8. A compensation capacitor of 5 pF value has been added at the D-Amp output to 
make it unconditionally stable. 
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Figure 3.8: Differential Amplifier (D-Amp) Schematic 
Table 3.3: V-to-I Bias Generator Design Parameters 
Transistor Legend W/L Ratio or Value Bias Current 𝐌𝐃𝟏 −𝐌𝐃𝟐 2/1 2µA 𝐌𝐃𝟑 −𝐌𝐃𝟒 2/1 2µA 𝐌𝐃𝟓 −𝐌𝐃𝟔 2/1 2µA 𝐌𝐃𝟕 4/5 2µA 𝐌𝐏𝟏 5/2 1µA 
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𝐌𝐏𝟐 10/2 2µA 𝐌𝐏𝟑 15/2 3µA 𝐌𝐏𝟒 1/4 3µA 𝐌𝐍𝟏 1/2 1µA 𝐌𝐍𝟑 −𝐌𝐍𝟓 4/1 3µA 𝐌𝐍𝟐 −𝐌𝐍𝟒 2/1, 4/1 2µA 𝐑𝐎𝐅𝐅 750 kΩ Off-chip 𝐑𝐁𝐈𝐀𝐒 150 kΩ Internal Biasing 𝐂𝐏 5 pF Compensation 
 
With the analysis of aforementioned circuit blocks, we can now propose the overall system 
diagram for the NMOS LDO regulator. The charge pump requires complementary clock 
signals, which are generated by using a simple non-overlapping clock generation circuitry 
on-chip and is not shown in the following circuit diagram. Figure 3.9 shows the proposed 
NMOS LDO regulator. 
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Figure 3.9: Proposed NMOS LDO Regulator Full Schematic 
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3.5.      Small-signal Analysis of The NMOS LDO 
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Figure 3.10: Equivalent Small-signal Model of The NMOS LDO Regulator 
To analyze the stability of the proposed LDO regulator, the small-signal model 
depicted in figure 3.10 is used. The transconductance of large NMOS power transistor is 
represented as g.M. At heavy load current the voltage gain of the output power stage is 
unity and at light load current it is lower than unity. However, for simplicity of analysis the 
voltage gain of the power stage is assumed to be unity over the load current range. A small 
series-RC compensation network (R0 and C0) is added to improve phase margin of the loop 
during quiescent operation by counteracting the effect of the pole at the output of the LDO. 
The open-loop transfer function (H73') of the LDO is derived as, 
H73' s = 	 Ac¥ ∙ 1 + sω/01 + sω-V ∙ 1 + sω-0 ∙ 1 + sω-'() ∙ 1 + sω-)R8  
 
 A30 ≈  −2 ∙ g. ∙ (g.r.r.#}	//	g.~r.~r.Y{) 
 R'7 = 1 g.M | R7'83 |Rrs 
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ω-V = 1R'>8(CV + C0)																											ω-'() = 1R'7C7'83 
 
ω-)R8 = 1R)R8C)R8 																																		ω-0 = 1R0 CV||C0  	Z0 = 1R0C0 																																																																	(11) 
 
where A30 is the open loop DC gain of the regulation loop; ω-V, ω-'() and ω-)R8	are the 
system poles at the gate of the power transistor, the output of the LDO, the input of the 
TIA, and ω/0	is the compensating zero, respectively. Including both the TCA output 
impedance and TIA input impedance, the equivalent resistance and capacitance at TIA 
input node are represented by R)R8 and C)R8, respectively. Resistance R'7 and C7'83 
represent equivalent resistance and capacitance at LDO output node, respectively. The 
equivalent capacitance at the gate of the power transistor is represented by	CV. The 
dominant pole, ω-V, is independent of the load current variation and sets the first -20 
dB/decade role-off for the loop frequency response. The second pole, ω-'(), at the output 
of the LDO, depends on the power transistor source impedance, TCA input impedance and 
the load impedance itself. Movement of output pole with load current is critical parameter 
in the stability of the LDO. The lead compensation network adds a left-half-plane (LHP) 
zero and a pole close to one another to improve loop phase around the grain crossover 
frequency. The pole, ω-)R8, at the output of the TIA is a high frequency pole and it can be 
neglected. Table 3.4 analyzes four cases and associated observations necessary to ensure 
stable operation across full load. 
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Table 3.4: Poles and Zero Locations for Four Cases 
Parameter 𝛚𝐏𝐆 𝛚𝐏𝐎𝐔𝐓* 𝛚𝐙𝐂 𝛚𝐏𝐂 Observations 
(Case I) 
Full 
Load/No 𝐂𝐋 1R'>8(CV + C0) (g.M +
1 R7'83)C-  1R0C0					 1R0(CV||C0) 
ω-'() is 
pushed out to 
GHz 
range.	ω/0 
cancels ω-0. 
(Case II) 
Full 
Load/High 𝐂𝐋 1R'>8(CV + C0) (g.M +
1 R7'83)C7'83  1R0C0					 1R0(CV||C0) 
ω-'() moves 
inside but still 
lies a decade 
after UGF. 
(Case III) 
No 
Load/No 𝐂𝐋 1R'>8(CV + C0) g.M +
1 RrsC-  1R0C0					 1R0(CV||C0) 
ω-'() lies 
outside UGF 
due to low 
input 
impedance of 
TCA. 
(Case IV) 
No 
Load/High 𝐂𝐋 1R'>8(CV + C0) g.M +
1 RrsC7'83  1R0C0					 1R0(CV||C0) 
ω-'() lies 
close to UGF. ω/0	improves 
the phase 
margin. 
       *C- is the total parasitic capacitance at the output in absence of load capacitor.  
 
 
Figure 3.11: Open-loop AC Response for (a) Case I and II, and (b) Case III and IV 
The AC open-loop response of the LDO system for full-load operation is shown in 
figure 3.11(a). As discussed in stability analysis section, due to low output resistance of 
the source follower configuration, loop frequency response does not depend on the output 
load capacitance. High open-loop gain of 76 dB and bandwidth of 12 MHz are achieved 
during full-load operation. The added series-RC zero improves phase margin of the loop. 
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Figure 3.11(b) shows the AC open-loop response of the LDO system for no-load operation, 
which is considered to be the worst case scenario for LDO systems. Output resistance of 
the source follower configuration increases when the NMOS power transistor goes into 
sub-threshold region, but low input resistance of the TCA stage ensures wide bandwidth 
even with a load capacitance of 50 pF. In this worst case scenario, bandwidth of 7 MHz 
and 12 MHz are achieved with and without output load capacitance, respectively. 
 
3.6.      Adaptive and Dynamic Biasing 
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Figure 3.12: Non-static Biasing Current for the Amplifier 
Further enhancements can be made in the error amplifier design from figure 3.5. 
Recently non-static biasing employed in error amplifiers is reported to improve the 
transient response of low power analog cores [18] - [20]. Adaptive biasing and dynamic 
biasing are the two types of the non-static biasing. In the adaptive biasing, the bias current 
changes proportionally with load current change as shown in figure 3.12, resulting in 
variable quiescent current over load current range. In the dynamic biasing scheme, there is 
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an increase in bias current only during the load current transients, resulting in static 
quiescent power over the load current. 
When employed in an LDO system, dynamic biasing can effectively increase the 
slew-rate at the gate of the NMOS power transistor by boosting the bias current of the error 
amplifier only during the large load variations. This enables the LDO core to consume the 
same amount of static quiescent current, which improves the power conversion efficiency 
of the LDO core. On the other hand, adaptive biasing boosts the bias current of the error 
amplifier with change in load current. This enables LDO core with improved bandwidth 
and slew-rate the gate of power transistor. In a way, dynamic biasing can improve the 
settling time of the error amplifier, enabling faster settling time for the LDO core. While, 
adaptive biasing improves the transient output voltage variation and the settling time. But, 
the latter comes with a cost of decreased power efficiency of the LDO core.  
 
3.7.      Current-reused Dynamically Biased Error Amplifier 
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+ ˗gM gM
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MB3 MB4MA3 MA4
 
Figure 3.13: Conceptual Diagram of Current-reused Dynamic Biasing 
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In the error amplifier shown in figure 3.5, the second stage of the error amplifier 
uses a folded-cascode configuration. Although the rail transistors MYz and MY{ conduct 
the most current, their role is limited to providing a folding node for small-signal current 
generated by the input pairs. A work around to this limitation was addressed in [21] by 
employing MYz and MY{ as driving transistors in the TIA stage. As shown in figure 3.13, 
in the modified TIA stage, each individual input stage of TCA is now split into two input 
stages, one driving the rail transistors and the other generating the small-signal AC error 
current.  Hence, original input transistors M# and M$ are now split into four transistors M#-M$ and M8#-M8$, where M1 and M2 have same dimension, and MA1 and MA2 have same 
dimension. Transistor M1 is now K1 times wider than MD1 and transistor MA1 is (K-K1) 
times wider than MD1. Modified input resistance resistance Rrs is hence 1∕((1 K + 1 K# +1 K − K#)g.), where 𝑔­ is transconductance of the input transistors of figure 3.5. Rail 
transistors MYz and MY{ are also split into current mirror pairs M8z:MYz and M8{:MY{ 
with a size ratio of 1:M. Figure 3.14 shows the overall amplifier design with dynamic 
biasing. In comparison to the error amplifier with static-bias, the transconductance due to 
dynamic-bias is enhanced by a factor of K# K + M 1 − K# K , 
 G.,;¯°¯r¥f±r°d = 2g. 
 G.,3²s°³r¥f±r°d = 2(K# K + M(1 − K# K)) ∙ g.                             (15)  
 
The main goal of the design direction of the enhanced TCA design is to minimize 
the settling time of the error amplifier and overall LDO. Assuming the capacitive load (CV)  
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due to the NMOS power transistor for the TIA stage is the same for both the designs, slew-
rate at the gate of NMOS power transistor can be derived as, 
 
SRV,;¯°¯r¥f±r°d = IY,)R8CV  SRV,3²s°³r¥f±r°d = .∙R´,]µ\0[                                                (16) 
 
We observe that the slew-rate of the error amplifier in the dynamically biased error 
amplifier is enhanced M times over the error amplifier without any bias current increase. 
During load transients, either the p-side or the n-side branch of the TIA shuts off to quickly 
charge or discharge the gate capacitance of the NMOS power transistor. Hence reducing 
the output voltage settling time by the same factor M. Figure 3.15 shows the open loop AC 
response for the current-reused dynamically biased LDO. The overall NMOS LDO system 
design is shown in figure 3.16.   
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MA3 MA4
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1K1 : 1 : K1K-K1 K-K1
1 : M 1M :
 
Figure 3.14: Current-reused Dynamically Biased Error Amplifier 
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Figure 3.15: Open-loop AC Response for (a) Case I and II, and (b) Case III and IV 
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Figure 3.16: NMOS LDO Regulator with Current-reused Dynamic Biasing 
 
3.8.      Adaptively Biased Error Amplifier with Transient Detection 
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Figure 3.17: Adaptively Biased Error Amplifier 
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Adaptive biasing can also be employed in the error amplifier design to effectively 
increase the bandwidth and slew-rate at the gate of power transistor during full-load of 
operation. This method effectively increases the loop response time and reduces the 
transient voltage variation and settling time of the regulation loop. As shown in figure 3.17, 
a transient detection circuit comprising of transistors M),M8# − M8$,M8, and M)# − M){ 
enable adaptive biasing to the original amplifier of figure 3.5. Transient detection transistor M) senses the variation at the output voltage of the LDO and turns on during full load. 
Through the tail transistors M)# − M){ to effectively increase the bias current of the TCA 
and TIA stage by a factor of two. The transient detection circuitry shuts off when the LDO 
is supplying small load currents. Subsequently, the bias current of the error amplifier also 
decreases by 40 µA, which improves the core efficiency during quiet mode of operation. 
During full load operation, the adaptively biased error amplifier achieves a bandwidth of 
40 MHz, which more than two times than that of the error amplifier of figure 3.5. Figure 
3.18 shows the full NMOS LDO loop response with the proposed adaptively biased error 
amplifier. Settling time was also shown to reduce by twice than that of the original 
amplifier design. Figure 3.19 shows the full NMOS LDO system schematic with the 
proposed adaptively biased error amplifier.  
 
Figure 3.18: Open-loop AC Response for (a) 0 pF Load, and (b) 50 pF Load. 
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Figure 3.19: NMOS LDO Regulator with Adaptive Biasing 
 
3.9.      Key Points of LDO System Layout 
 
Figure 3.20: Full LDO Chip Layout 
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The full chip layout consists of 32 I/O pads for core implementation on a QFN32 
package. Each of the three designs have their independent supply, ground, output, 
reference, V-to-I bias generator resistor, and the on-chip loading network pins. Rest of the 
pins have been utilized for common blocks access points such as charge pump clock, 
compensation trimming bits, and V-to-I constant reference bias. All the ground pads are 
shorted together and connected to the global ground pad of the package. Each LDO is tested 
independently with turning them on one at a time. ESD devices are provided their own 
supply to ensure safe and robust operation of the core. Overall layout area for each 
individual LDO block is 0.21 mm2. A 50 pF of on-chip capacitor is added on-chip, which 
is configured to be connected at the output of each LDO externally. Figure 3.20 shows the 
full chip layout, figure 3.21 shows the fabricated measurement board, and figure 3.22 
shows the full chip micrograph. 
 
Figure 3.21: LDO Measurement Board 
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Figure 3.22: Full LDO Chip Micrograph 
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CHAPTER 4 
MEASUREMENT RESULTS 
 
4.1.      Measurement Setup 
Measurement setup shown in figure 4.1 shows all the major instruments used for 
LDO characterization. DC supply for the ESD ring and each LDO’s main supply was 
provided by Agilent E3631A DC power supply. Charge pump clock is provided by Agilent 
33250A function generator. Agilent Infiniium-DSO9254A oscilloscope was used to 
capture all the transient waveforms. Keysight E3643A provided the constant reference for 
all LDOs, Tekpower 3710A was used for DC electronic loads, and Fluke 117 digital 
multimeter was used for DC voltage measurement.  
 
Figure 4.1: Measurement Setup for LDO Characterization 
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4.2.      DC Characteristics  
DC measurement characteristics include load regulation and line regulation for 
different conditions. All three design measurement results are presented with their different 
measurement conditions to compare LDO performance at different operating conditions.  
4.2.1.   Load Regulation 
Measurement conditions: VRM = 1.8 V,  V'() = 1.6 V, and  I7'83 = 0 to 50 mA. 
 
Figure 4.2: DC Load Regulation of the LDO w/ Static Biasing 
 
Figure 4.3: DC Load Regulation of the LDO w/ Dynamic Biasing 
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Figure 4.4: DC load regulation of the LDO w/ adaptive biasing 
Figure 4.2-4.4 show the measured load regulation for all three LDO designs. A DC 
electronic load was used to vary steady state load from 0 to 50 mA in 5 mA steps. The 
steady-state load regulation was measured to be 248 µV/mA with VIN of 1.8 V for the LDO 
without any biasing enhancement. Current-reused dynamically biased error amplifier LDO 
showed a load regulation of 200 µV/mA, while adaptive biased error amplifier LDO 
presented a load regulation of 182 µV/mA. The load regulation improved for the latter two 
designs by 20% and 27%, respectively. The proposed transconductance improvement 
technique provides 20% improvement in load regulation. These results suggest low output 
resistance and high open-loop gain was achieved post fabrication and points towards a 
robust design.  
 
4.2.2.   Line Regulation 
Measurement conditions: V'() = 1 V, I7'83 = 20 mA, and VRM = 1-2 V. 
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Figure 4.5: DC line regulation of the LDO w/ static biasing 
For the current-reused dynamically biased LDO, measurement conditions: V'() = 1.2 V, I7'83 = 30 mA, and VRM = 1.2-2 V. 
 
Figure 4.6: DC line regulation of the LDO w/ dynamic biasing 
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For the adaptively biased LDO, measurement conditions are: V'() = 1.4 V, I7'83 = 45 
mA, and VRM = 1.4-2 V. 
 
Figure 4.7: DC Line Regulation of the LDO w/ Adaptive Biasing 
Figure 4.5-4.7 show the measured line regulation for all three LDO designs. The 
steady-state line regulation was measured to be 26.8 mV/V for the LDO without any 
biasing enhancement. Current-reused dynamically biased error amplifier LDO showed a 
line regulation of 16.4 mV/V, while adaptive biased error amplifier LDO presented a line 
regulation of 3.7 mV/V. The line regulation improved for the latter two designs by 40% 
and 88%, respectively. This improvement in line regulation over the LDO design without 
biasing enhancement can be explained by the improved DC open loop gain. From these 
measurement results, satisfactory steady state specifications are successfully achieved for 
all the LDO designs. 
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Table 4.1: Load and Line Regulation Comparison 
 
DC 
Characteristics 
 
LDO w/ 
Static 
Biasing 
LDO w/ 
Dynamic 
Biasing  
LDO w/ 
Adaptive 
Biasing 
Load 
Regulation 
248 
µV/mA 
200 
µV/mA 182 µV/mA 
Line 
Regulation 
26.8 
mV/V 
16.4 
mV/V 3.7 mV/V 
Improvement - 20% 40% 
27% 
88% 
 
 
4.3.      Transient Characteristics  
Transient measurement characteristics include LDO output load transient response 
for different load capacitance cases. The on-chip 50 pF of capacitor is connected to the 
respective LDO output on the board while measuring their transient performance. All three 
LDO cores consist their own load switching networks with a load resistor and low on-
resistance switch in series to emulate fast switching DVS system. The switch is turned on 
and off with a switching pulse of 50 ns rise and fall time. The corresponding current change 
through the load resistor is 10 mA to 50 mA in 25 ns. 
Figure 4.8 and 4.9 show the measured load transient response of the proposed static 
biased LDO with and without 50 pF of on-chip capacitor loaded at the output of the LDO, 
respectively. Due to the low output impedance of the NMOS LDO regulator for load 
currents greater than 1 mA, ultra-fast response is achieved in terms of output settling time. 
The output of the LDO is able to recover from 85 mV of undershoot within 55 ns without 
load capacitance. The LDO output takes 30 ns longer to settle when a load capacitance of 
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50 pF is introduced by the load network. An 85 mV of overshoot with a slightly longer 
settling time is observed during high to low load transient step.  
 
 
Figure 4.8: Transient Response w/ Static Biasing for 0 pF Load 
 
 
Figure 4.9: Transient Response w/ Static Biasing for 50 pF Load 
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Figure 4.10: Transient Response w/ Dynamic Biasing for 0 pF Load  
 
 
Figure 4.11: Transient Response w/ Dynamic Biasing for 0 pF Load 
It can be seen from equation (16) that, M times speed improvement can be observed 
due to the increase in slew-rate by the same amount. For this design, M value was chosen 
to be 2. Figure 4.10 and 4.11 show the measured load transient response for the LDO with 
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current-reused dynamically biased error amplifier. Settling time of the LDO system for the 
same load change and measurement setup is decreased by approximately twice. The biggest 
advantage of employing dynamic biasing is that the static power consumption is still the 
same as the one without dynamic biasing. The output voltage settling time for a maximum 
undershoot of 80 mV with and without the on-chip load capacitance is close to 30 ns. The 
load network sees a minimum voltage undershoot of less than 65 mV and overshoot of 75 
mV.  
 
Figure 4.12: Transient Response w/ Adaptive Biasing for 0 pF Load  
Figure 4.12 and 4.13 show the measured load transient response for the LDO with 
adaptively biased error amplifier. Settling time of the LDO system for the same load change 
and measurement setup is again decreased by approximately twice, but at the cost of 
approximately 40 µA of more quiescent current consumption. The output voltage settling 
time from a maximum undershoot of 70 mV with and without the on-chip load capacitance 
is close to 40 ns. The load network sees a minimum voltage overshoot of 65 mV with a se- 
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Figure 4.13: Transient Response w/ Adaptive Biasing for 50 pF Load 
ttling time of 45 ns. An interesting observation can be made from the fact that output 
voltage settling time does not depend much on the load capacitance, as far as the LDO is 
operating at higher load currents.  
 
4.4.      Power Supply Rejection (PSR) Characteristics 
The power supply rejection (PSR) is a measure of how well the LDO can suppress 
supply variations across the band of interest. The PSR of the dynamically biased LDO is 
shown for a load current of 50 mA, with a dropout voltage of 200 mV. As shown in figure 
4.14, PSR of 70 dB at low frequencies is achieved. PSR starts to degrade after 10 KHz, 
which correlates well with the typical PSR roll-off frequency being close to the dominant 
pole of the regulation loop. Due to the wide bandwidth of the source follower 
configuration, a good rejection of -35 dB is achieved at 1 MHz. The PSR starts to degrade 
above this frequency with the degradation in AC loop response of the proposed LDO.  
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Figure 4.14. PSR Performance of the LDO for full load current of 50 mA 
 
 
4.5.      Performance Summary and Comparison  
In order to provide a clearer picture of the transient performance improvement in 
the proposed LDO, a comparison with some earlier reported LDO designs in provided in 
Table II. In [22], a figure of merit FOM1 = T4 ∙ I9 I.8 is proposed as a standard to 
compare transient performances of different LDO designs. This FOM employs T4 = C7'83 ∙ ∆V'() I.8 known as the response time of the LDO, where C7'83 is the total 
load capacitance at the output of the LDO, ∆V'() is the peak-to-peak variation due to 
undershoot and overshoot during fast load transients, and I.8 is the maximum load 
current supplied by the LDO. FOM1 measures the trade-off between the response time, the 
load current and the quiescent current of an LDO system. The smaller the FOM1, the better 
the transient performance of the LDO. From Table 4.3, it can be seen that the proposed 
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LDO is achieves the smallest FOM1 as compared to other fast LDO designs. The settling 
time of the proposed LDO is at least one magnitude better than the other reported LDOs 
for the same application in [4] and [13]. As compared to [22], the proposed LDO design 
has a much higher current efficiency including the current dissipated in the charge pump. 
Achieved FOM1 is substantially better than the one reported in [23]. Table 4.2 provides a 
detailed comparison of all three LDO designs in terms of their measured results. It can be 
noted that if speed and efficiency are of utmost importance, dynamically biased LDO is 
the clear winner. While adaptively biased LDO provides less transient variations, it suffers 
from reduced core efficiency. All three designs show promising results and outperform 
most of their counterparts in terms on speed, size and power consumption, making them a 
robust solution for on-chip power management applications.  
Table 4.2: LDO Performance Summary 
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Table 4.3: LDO Performance Comparison 
Parameter [23] 
JSSC 
[13] 
ICECS 
[4] 
MWSCS 
This 
Work 
Tech. [µm] 0.09 0.35 0.13 0.18 
Power MOS NMOS NMOS NMOS NMOS 
VOUT [V] 0.9 1 1.5 0.8-1.6 
VDROP [V] 0.3 0.3 0.1 0.2 
ILOAD [mA] 100 100 50 50 
IQ [µA] 6000 70 200 130 
∆VOUT [mV] 90 500 170 65 
TR [ns] 0.54 - 2 0.065 
TSETTLE [µs] - 1 0.6 0.03 
FOM1 [ps] 32 - 8 0.169 
Efficiency [%] 70.8 76.9 93.3 89 
CLOAD [pF] 600 0 0 0-50 
PSR @ 1KHz - - -57 -70 
      T4 = 0jk\l∙·¸k¹]Rjk\l                              FOM# = T4 ∙ R¼Rjk\l                  
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CHAPTER 5 
SUMMARY AND FUTURE WORK 
 
A fully integrated LDO with a low input impedance error amplifier is proposed for 
SoC supply regulation applications. The proposed topology provides a wide bandwidth due 
to the low impedance feedback path and output power transistor. In a second design 
improvement, dynamic biasing was employed in the error amplifier that improves the 
transient settling time by a current mirror ratio, while consuming the same amount of 
quiescent current. A third design improvement implemented adaptive biasing technique to 
the original amplifier which reduced the settling time by the same factor and decreased 
transient variation during full load swings. The latter consumed more quiescent power and 
reduced the power conversion efficiency.  
A fabricated prototype of the wide common-mode range LDO achieved a transient 
settling time of 30 ns from a minimum 65 mV of undershoot, for a 40 mA/25 ns transient 
step. The LDO was implemented in 0.18 µm CMOS technology and occupies an area of 
0.21 mm2. Measurements showed a load regulation of 200 µV for a full 50 mA load current. 
The whole LDO core consumed a quiescent current of 130 µA with a charge pump and a 
bias reference circuit included, operating at a peak power PCE of 89%.  
The focus of this thesis was to introduce a low input impedance error amplifier, 
which helps push the second pole out of the frequency response across full load range, and 
provide an overall fast and robust regulator core. It is important to note that the reference 
voltage for the error amplifier needs to provide bias current for the input TCA stage of the 
error amplifier. Hence, a buffer stage is required to shield the voltage reference from 
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loading effect of the error amplifier input stage. This reference voltage was provided 
externally for this research. Future work can try and integrate a bandgap voltage reference 
with a low power buffer stage to get rid of the extra pin required for the external reference. 
Even the clock required for the charge pump can be implemented on-chip. This LDO can 
sustain a load capacitance up to 50 pF. Advance compensation schemes can be used to add 
a pole tracking zero and increase the amount of load capacitance sustained by the LDO 
core up to 500 pF. A smaller technology node with higher transition frequency (fT) and 
transconductance can reduce the power consumption and still provide the same ultra-fast 
transient response.  
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